

LIST OF PUBLICATIONS FOR  
APPLICANT'S INFORMATION  
DISCLOSURE STATEMENT

Applicant: Berenbaum et al.  
Case: 7-2-3-3  
Serial No.: 09/538,670  
Filing Date: March 30, 2000  
Group: 2154

## U.S. PATENT DOCUMENTS

EXAMINER	DOCUMENT NO.	DATE	NAME	CLASS/SUBCLASS	FILING DATE
<u> </u>					

## FOREIGN PATENT DOCUMENTS

EXAMINER	DOCUMENT NO.	DATE	COUNTRY	CLASS/SUBCLASS	TRANSLATION YES      NO
<u> </u>	EP 0 827 071 A2	03/04/98	Europe		

*ET*  
Europe

RECEIVED

JUN 11 2003

Technology Center 2100

## OTHER DOCUMENTS

EXAMINER	REF NO.	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
<u> </u>		Berkerman et al., "Performance and Hardware Complexity Tradeoffs in Designing Multithreaded Architectures," IEEE Proceedings of PACT, pgs. 24-34 (1996).
<u> </u>		Hirata et al., "An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads," Computer Architecture News, Association for Computing Machinery, vol. 20, no. 2, pgs. 136-145 (1992).
<u> </u>		Mombers et al., "A Multithreaded Multimedia Processor Merging On-Chip Multiprocessors and Distributed Vector Pipelines," Proceedings of IEEE Inter'l Symposium on Orlando, Florida, pgs 287-290 (1999).

Examiner

Date Considered

*11/08/04*

Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609, draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.